Platforms for Integrated Photonic Switching Modules

Benjamin G. Lee


IBM T. J. Watson Research Center

OFC 2019 Workshop: Opportunities and Challenges for Optical Switching in the Data Center 03 March 2019




Electrical Packet Switching ASICs Running Into Thermal Power Limits

Published switch IC bandwidth and power performance from a leading switch provider over the past 15+ years




A major technology breakthrough will be needed to allow continued scaling of network bandwidth with reasonable power.

- Power consumption increases with bandwidth
- Power is nearing thermal limits for practical IC cooling
- Efficiency gains from CMOS scaling are beginning to be depleted




The Promise of Optical Switching



Oblivious to upgrades in signaling rates and formats

Reconfigurability of Optical Switching Technologies



But, photonics promise high density, low power, fast switching, and potentially much lower cost.

State of the Art Photonic Switch Fabrics


Thermo-optic (TO) switches are the most commercially ready photonic switch technology.

TABLE III EXEMPLARY SWITCH FABRIC DEMONSTRATIONS

	AIST [77]	Berkeley [50]	IBM [83]
Inputs \times Outputs	32×32	64×64	4×4
Cell Architecture	TO MZ	MEMS	EO MZ
Fabric Topology	PILOSS	CSM †	DLN †
Driver Integration	On Card	None	Monolithic
Typical Switching Voltage	2.7 V	18 V	1 V
Chip Package	Ceramic	Ceramic	Wirebond
Module Package	LGA	Wirebond	Not needed
Optical Coupling	Inv. Taper	Grating	Inv. Taper
Optical Package	PLC	PROFA	None
Coup. Loss (dB)	6.8	7.5	-
Chip Loss (dB)	6.4	3.7	3.0
Single-Path Crosstalk (dB)	-19	$-60 \ddagger$	-25
Power (W)	1.9	-	0.15
Transient (µs)	30	0.9	0.004

†CSM: crosspoint switch matrix, DLN: double layer network. ±Extrapolated from measurements on a characteristic elementary cell.

[Lee and Dupuis, J. Lightw. Technol. 2019, 37 (1) 6-20]



Si-SW chip Si-SW chip 11 mm flipasso interposer

Mach Zehnder based photonic switch matrix

flip-chip assembled to interposer



packaged system demo

[Suzuki, JLT 2019, vol. 37, no. 1, pp. 116] OFC 2019 Workshop

Ben Lee, IBM Research

5

State of the Art Photonic Switch Fabrics

MEMS switches have been the most scalable photonic switch technology.

TABLE III EXEMPLARY SWITCH FABRIC DEMONSTRATIONS

AIST [77]	Berkeley [50]	IBM [83]
32×32	64×64	4×4
TO MZ	MEMS	EO MZ
PILOSS	CSM †	DLN †
On Card	None	Monolithic
2.7 V	18 V	1 V
Ceramic	Ceramic	Wirebond
LGA	Wirebond	Not needed
Inv. Taper	Grating	Inv. Taper
PLC	PROFA	None
6.8	7.5	-
6.4	3.7	3.0
-19	$-60 \ddagger$	-25
1.9	-	0.15
30	0.9	0.004
	$\begin{array}{c} 32 \times 32 \\ \hline \text{TO MZ} \\ \hline \text{PILOSS} \\ \hline \text{On Card} \\ 2.7 V \\ \hline \text{Ceramic} \\ \hline \text{LGA} \\ \hline \text{Inv. Taper} \\ \hline \text{PLC} \\ \hline 6.8 \\ \hline 6.4 \\ \hline -19 \\ \hline 1.9 \\ \end{array}$	$\begin{array}{c ccccc} 32 \times 32 & 64 \times 64 \\ \hline TO MZ & MEMS \\ \hline PILOSS & CSM \dagger \\ \hline On Card & None \\ 2.7 V & 18 V \\ \hline Ceramic & Ceramic \\ \hline LGA & Wirebond \\ \hline Inv. Taper & Grating \\ \hline PLC & PROFA \\ \hline 6.8 & 7.5 \\ \hline 6.4 & 3.7 \\ \hline -19 & -60 \ddagger \\ 1.9 & - \\ \end{array}$


†CSM: crosspoint switch matrix, DLN: double layer network. ‡Extrapolated from measurements on a characteristic elementary cell.


[Lee and Dupuis, J. Lightw. Technol. 2019, 37 (1) 6-20]

(d) 15 μm

multi-fiber coupling demo

flip-chip demo





[Seok, OFC 2017, Th5D.7] [Seok, Optica 2016, **3** (1) 64] [Hwang, Phot J 2017, **9** (3) 64]



6

03 March 2019

State of the Art Photonic Switch Fabrics

Electro-optic (EO) switches provide the fastest photonic switch reconfigurability.

 TABLE III

 Exemplary Switch Fabric Demonstrations

	AIST [77]	Berkeley [50]	IBM [83]
Inputs \times Outputs	32×32	64×64	4×4
Cell Architecture	TO MZ	MEMS	EO MZ
Fabric Topology	PILOSS	CSM †	DLN †
Driver Integration	On Card	None	Monolithic
Typical Switching Voltage	2.7 V	18 V	1 V
Chip Package	Ceramic	Ceramic	Wirebond
Module Package	LGA	Wirebond	Not needed
Optical Coupling	Inv. Taper	Grating	Inv. Taper
Optical Package	PLC	PROFA	None
Coup. Loss (dB)	6.8	7.5	-
Chip Loss (dB)	6.4	3.7	3.0
Single-Path Crosstalk (dB)	-19	$-60 \ddagger$	-25
Power (W)	1.9	-	0.15
Transient (µs)	30	0.9	0.004


†CSM: crosspoint switch matrix, DLN: double layer network. ‡Extrapolated from measurements on a characteristic elementary cell.

[Lee and Dupuis, J. Lightw. Technol. 2019, 37 (1) 6-20]

Electro-optic (EO) Switch Fabrics

- Based on carrier-injection PIN diode phase shifters
- Reconfigurable at the nanosecond scale
- Must deal with free-carrier absorption (FCA)
- FCA-induced loss and crosstalk limit scale
- More sophisticated cell architectures can overcome FCA
 - Push-pull drive \rightarrow [N. Dupuis, JLT 2015]
 - Nested cells \rightarrow [N. Dupuis, OL 2016]
 - Other novel architectures possible
- Higher cell complexity creates packaging challenges
- Benefits greatly from monolithic integration of electronics
- New results incorporating novel cell architectures and major advancements in monolithic component integration are pending publication

3 Generations of IBM 4×4 EO MZ Photonic Switch Systems-on-Chip



03 March 2019

A Few Words About Ring Resonator Based Switch Fabrics

Ring resonator based switches have potential for area- and power-efficiency advantages.

 TABLE IV

 THERMO-OPTIC RING RESONATOR SWITCH FABRICS

	Tested	On-Chip	Single-Path	
$I \times O$ $I \otimes I \otimes I$	*	e	Reference	
	-	Loss (dB)	Crosstalk (dB)	
4×4	2×2	-	-20.8	[24]
4×4	2×4	-	-13.3	[90]
4×4	2×4	17.8	-13.6	[65]
4×4	4×4	-	-10.1	[93]
5×5	1×4	4	-10.3	[92]
5×5	5×5	-	-16	[91]
5×5	5×5	-	-11.3	[94]
1×8	1×8	-	-39	[96]
8×4	1×1	15	-35	[97]
8×7	8×4	10	-19.5	[29]
8×8	2×2	13	-25	[69]

[Lee and Dupuis, J. Lightw. Technol. 2019, 37 (1) 6-20]

RR Design Challenges

- Narrowband frequency response
 - multiple small rings (large FSR)
 - ? one large ring (small FSR)
 - ? wavelength routing

Tuning ring resonance to grid

- ✓ phase tuners for λ alignment
- Locking ring resonance to wavelength grid
 ✓ closed-loop wavelength locking circuits
- Bandwidth vs. extinction vs. drive tradeoff
 - ✓ high-order filters using coupled rings
- Order vs. loss tradeoff
 - *?* balance bandwidth, extinction, loss
- Electro-optic phase shifter resistance

 Shorter phase shifters have higher series resistance; resulting Joule heating is deleterious to switch performance

The ONRAMPS Project

For more details, please attend talk M4D.3

Key Technical Approach

- Dense, energy-efficient, and scalable photonic switch with high per-port bandwidths and nanosecond reconfigurability
- · Fabricated and assembled in commercial high-volume manufacturing facilities
- Utilize standard flow for GlobalFoundries 9WG photonic/CMOS process

Key Technical Challenges

Packaged Switch Module: Multichannel optical coupling to IC flipped onto laminate

using high-volume compatible assembly

MT ferrule


- 100s of integrated photonic components \rightarrow high performance with good uniformity
- 10s of photonic to fiber connections \rightarrow automated alignment & assembly procedures

Cu lid

• Fast optical switching \rightarrow a new class of fast control software and hardware

Printed circuit card


System Integration: Fast scheduling & control hardware enabling packet-scale switching



Need Fast Control Plane

Novel control plane required for switch control and link synchronization


- Reconfiguration speeds stress conventional optical circuit switching control methods
- Fast-locking burst-mode data transmission needed in tandem with fast switching
- Initial lab control plane demonstration providing system-level switching time of 60ns achieved [pending publication]




Need High Density Fiber Coupling

Demo'd 12-channel fiber ribbon attached to chip using fiber v-grooves with metamaterial spot-size converters

[T. Barwicz, JSTQE 2019, **25** (3), pp. 1-13]



Bottom side of BGA package



Working to extend to packaged chip on highdensity laminate with dualsided multi-fiber couplers

Need for Integrated Optical Amplification


CMOS state controller and digital driver array IC

Optical amplification will be needed within the photonic switch platform to compensate loss.

First transparent nanosecond photonic switch to be reported Wednesday

[N. Dupuis et al., W1E.2]

Photonics only chip with nanosecond non-blocking 4×4 photonic switch fabric



Summary

Electronic switch ASICs will run into thermal limitations

Free-space optical switching faces cost and form factor challenges

- Photonic switching solutions offer:
 - -<u>Compared to electronics</u>: Competitive density and cost with improved bandwidth & efficiency
 - <u>Compared to free-space optics</u>: A tradeoff in performance and scalability for lower cost, higher density, and *much* faster reconfigurability
- Demonstrated integration levels and component performances sufficient for implementing high-performance fabrics
- Three approaches: Thermo-optic, Photonic MEMS, Electro-optic
- Electro-optic switch fabrics have many hurdles to overcome, but have potential for significant reward
- Improvements still needed in polarization-handling, multi-fiber coupling, optical gain integration, and network control